This paper concentrates on a specific, relatively simple type of CAMAC system--namely, one whose crates are interconnected by a single Branch Highway, and controlled by a single source of system control--a computer. The discussion centers ,around the problems of interaction and intercommunication between computer and the CA!'~C system, and the hardware necessary to effect the interfacing.
It is assumed ,that the reader is familiar with both the CAMAC Crate Dataway, the CAMAC Branch Highway, and the Crate Controller Type A. These are described in the official specifications 1, 2 and in other papers of this series. 3_6 In addition, familiarity with the basic facilities of a typical small computer is assumed.
The "Typical" Small Computer 7
The computer interacts with CAMAC via what is often called its "10 structure." This term refers to capabilities of the computer to communicate with devices external to itself. (10 is the abbreviation for Input-Output.) For the purposes of discussion, the "typical" small computer is assumed to have the following characteristics in its 10 structure.
(a) A programmed 10 facility. This refers to the ability to transfer data between computer and external device under the complete step-by-step control of the computer program. In general, the transfer of each word, or the emission of each command, is the result of one or more instructions in_the program.
(b) A block transfer facility: This permits transfers of blocks (large numbers of data word~ in such a way that ,the computer program is required to issue only the initial instructions for the block. The remainder of the operation proceeds under hardware control.
(c) An interrupt facility, which permits the external device (CAMAC) to gain the attention of the computer program.
(d) An 10 command repertoire, usually relatively limited,by which specific IO operations can be commanded.
I

Comparison of Crate\Controller and Branch Driv~~_Jn~erf~cing
The interface bet~reen a computer and a CAMAC system is usually placed either at the Crate Controllers of the individual crates, or at the Branch Driver of a Branch Highway system. Figure I shows an example of each configuration. (Systems have also been built with the interface in a module designed for use at a normal crate station. These usually require an auxiliary "control highway."a,9 This configuration is not considered here.) The prime purpose of either of the two configurations under discussion is to provide a vehicle for the conversations between computer and modules. The main difference between the two is in the organization of the conversation. The Branch system shown in Fig. la provides a single port through which the computer "talks" to the entire system. The other system, shown in Fig. lb , has an interface at each crate. Let us call it a "radial" system, since the communication radiates from the single computer to the several crate controllers.
A given collection of CAMAC modules can often be interfaced either way. ' Both ways are applicable to single-crate and multicrate systems. Which method Two examples of hO\~ a three-crate CAMAC system may be configured: (a) using a C~~C Branch Highway interconnection; and (b) using a computer 10 bus to interconnect the crates. is better depends on details of the particular application. Some bases for comparison are made below.
Cost. The three interfacing components shown in Figs. la and lb are the Branch Driver, the Crate Controller type A (CCA), and the computer-interfacing Crate Controller. Based on an estimate of the amount of logic required in each of the three, the Branch Driver will probably 'cost the most, the CCA the least, and the computer-interfacing Crate Controller somewhere in between. To implement a Branch system, one Branch Driver and a CCA for each crate are needed. The radial system requires one computer-interfacing Crate Controller for each crate. Either the radial or the branch system may have the 'lower total cOT!'ponent cost, depending on the number of crates in the system. Within a laboratory, the long-range cost of a set of CAMAC systems can be influenced by the amount' of trading of components among the systems. For a system that never changes, one thinks only about the initial cost. If systems are continually being broken apart and reconfigured, the initial cost may not be the proper criterion. For example, to change the model of computer used on a Branch Highway system, one needs to change only the Branch Driver, whereas, for a radial configuration, all computerinterfacing 'crate controllers have to be changed.
Operational characteristics. With the Branch Highway scheme, intercrate communication can be accomplished completely outside the computer structure. This sometimes has benefits. ,For example, 2 block transfers of data involving modules from several crates can probably be handled more easily with the Branch High~lay--the crate boundaries can be made transparent to the computer interface. On the other hand, simultaneous hlock transfers to two or more separate modules, using, e.g., interleaved cycles on two separate data channels, can possibly be done more easily in the radial system, particularly if the modules are in separate crates.
~AHAC-Computer Communication
Certain common problems arise whenever two data structures are interfaced. This is no less true if one of the data structures is CA~~C. In the following, we discuss how some of these common problems relate to the CAMAC-computer interface. Table I compares some characteristics of CA~C and the 10 structures of typical small computers. The table substantiates that translations are necessary--from the 10 "language" of the computer to the CA~C "language," or vice versa. The entities to be translated include the size of data ~~ords, commands (i.e., the 'significance of commands), and timing ,sequences.
Timing problems are often solved by "staticfzing' the data and commands. This is done by providing registers accessible from either side of the interface. (A register is'a one-data-word or one-command-word storage device, probably composed of one flip-flop for each bit involved.) The registers behave as "mailboxes." One entity, CAl-lAC or computer, deposits information in the registers, using its own cycle timing and sequencing. The other entity, using its own cycle timing quirks, can then pick up the information. One entity may completely finish an operation before, the other begins, thus removing the necessity for interlocking and synchronizing two different sets of cycle timing characteristics.
In addition to the registers, an appropriately designed control sequencer and organizer coordinates the interlocking of the complete operations of CAMAC and of the computer.
A Typical Interface
Figures 2 and 3 are simplified block diagrams showing the basic parts of a typical C.~C-computer interface. Figure 2 shows the parts primarily concerned with the transmission of data; Fig. 3 shows portions concerned with the transmission of CAMAC commands and control features. Figure 2 illustrates the flow of data to and from the Branch Highway bidirectional Read/Write (BRW) bus, and to and from the computer. Some data are transferred between computer and interface via programmed IO (accumulator) transfers under complete software control. This means every step of the process'is specifically controlled by the computer program; the interface has a relatively simple task. Other data are transferred in block transfer mode [shown here as Data Channel (DCH) transfers]. In , this mode, the computer program initializes the system, but each individual data word in the block is transferred under autonomous (hardware) control. Depending on the computer, more or less of this hardware must be in the interface. '
Data-Oriented Parts
Data Registers. Figure 3 shows two data registers, one for Programmed Input-Output (Prog 10) transfers and 
Maximum word size = 24 bits.
Actual word size (no. of bits that are actually significant) depends on the module involved \vord size is generally less than 24 bits .9L register. A third register, involved only in data flow from CAMAC to' computer, is the GL register. During the Graded-L cycle, a 24-bit word carrying information .on the status of L requests in the Branch is generated on the BRW bus. The GL register saves this information and makes it available either to the computer via Prog 10 transfer or to internal portions of the interface for control of block transfers. Figure 3 ShOlvS the parts of the typical interface that are concerned with issuing addressed and unaddressed CAMAC commands, a~d with the BD and BQ signals. 3 fommand r.egisters. As with the data, separate command registers are provided for Prog 10 and DCH transfers to permit interleaved Prog 10 and DCR cycles. In most cases, the CAMAC commands are generated by the computer software, and are transmitted by the computer to the command register in a form the computer considers as data. Thus, the loading by the computer of the command register is similar to loading the data register • To put it another way, the command repertoire of the average computer 10 structure is limited, and is much smaller than the CAMAC command repertoire. Thus, there is usually no way a direct 10 command to CAMAC command translation can be accomplished.
A complete Branch Highway command is 17 bits--3 bits for Crate address, 5 for Station Number, 4 for Subaddress, and 5 for Function Code. ThUS, double word transfers to load the Command Register may be required for computer word sizes of 12 or 16 bits. Commands addressed to more than one crate or more than one station require special handling. A. Load CAMAC conunand into "Prog 10 command reg."
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Wait for signal that Branch Highlvay cycle is done. The state of the BQ line may be strobed into a onebit BQ register during each ProgIO-initiated CAMAC cycle and made available to the computer program. The program may test this register and may conditionally branch, depending on its state. A second onebit BQ register may be required for block transfers that use the sequential addressing mode.
In this section, the sequences of events in several types of operations are briefly explained, with emphasis placed on the interplay between the computer and the CAMAC system.
--
Progranuned 10 Data Transfers
In these operations the object is to move data between (the accumulator of) the computer and a specific CAMAC address (e.g., a register in a module). The computer program is in control in that. it specifies the direction of data flow, the CAMAC address, and when the operation is to take place. Two examples are given in Table II , one· for a Ivrite operation in which data move from computer to module, and one for a Read operation.
4.
Block Transfer Operations
.In block transfer operations, the object is to move blocks (many words) of data with the minimum in-. tervention on the part of the computer. program. ~) Whereas the initiation of the block is under.program control, the transfer of individual data words is controlled by relatively simple hardl~are logic. Generally, the same CA}~C conunand--e.g., F(O)--is used during the entire block. However, two modes of CM1AC addressing are available--stationary and sequential. In stationary, the entire block transfer involves only one subaddress in oneCAMAC module--the CNA (in CNAF) remains constant. An example would be the transmission of a logical record of data to a CA}~C module that interfaces to a magnetic tape unit. In sequential addressing, successive data words come from or go to sequential locations in the set of CAMAC modules. This lvould be used for reading a group of scalers or registers into a block of computer core memory. Relatively simple hardware can be used to increment the CAMAC address (CNA) after each Branch Highway cycle according to an algorithm described elsewhere. 4 To make this more explicit, let us examine some cas~s. Table IV lists some of the reasons why a module would genera te an I, re'lues t • The proper servicing of the requests may require different actions from the computer and its interface, depending on what it has to offer. These actions may include the following:
(i) interrupt the computer on one or more levels of priority;
(ii) execute a data-channel cycle to transfer data into the computer memory;
(iii) execute a data-channel cycle to transfer data from the computer memory [there may be more than one data channel available for (ii) and (iii~; (iv) execute an "increment contents of memory" cycle at a specified memory address; and (v) take no action--cf. (e) above.
The problem involved in matching the action to the request exists in the Crate Controller to computer interface and in the Branch Driver-to-computer interface. Let us concentrate on the latter, which is somewhat more complex.
The Branch Demand (BD) signal of the Branch Highway is the summation of all service requests 6 from all crates. By itself, it carries so little information that it almost inevitably results in further .action. Figure 4 shows graphically the tree-like structure that can be imagined as representing the L-source identification process. The BD signal carries one bit of'information. If there is more than one source of L requests, a GL cycle is executed. This immediately makes .24 bits of information available. (On the basis of the GL word, the computer interface must· decide what computer action is required either to service the request, or, if insufficient data are in the GL word, to further identify the source of the L request.) If there are 24 or fewer sources of L request, the search stops here; the requesting module can be identified at this point. If there are more than 24 sources, then the GL word can indicate only the direction the software search should take in order to reduce the searching time.
The allocation of searching chores to hardware and software is done simply on the basis of convenience. It is quite easy to automatically execute a GL cycle whenever a BD appears. It is much more complicated to do the next higher level of searching with hardware, hence we "resort to" software.
~e~~c~". The sequence of events following the initiation of a typical L request follows.
(a) Module X raises its L request (L~l).
(b) This results in the Branch Demand going to the true state (BD~l) . The GL word is deposited in the GL register. Because of action (a), a certain bit in the GL word, bit Z, will be 1.
(c) The Branch Driver recognizes that bit Z is in the 1 state. Having been prewired to do so, it initiates the proper computer action. Let us imagine that this action is to interrupt the computer, setting into motion a service program.
(d) The nature of the specific L request now being fully recognized, the service program does the appropriate servicing that the L request had originally asked for. Since the GL word has only 24 bits, some means of condensing or summarizing the Look-at-Me information must be provided. For this purpose, each Crate Controller type A (CCA) has a facility for performing logical operations on the 23 L signals from the Dataway, and uses the outputs of the logical operations as its contribution to the GL word. Figure 5 shows the situation schematically. The logical operations in each eeA are in the block called LAM grader. The outputs of each LAM grader, appropriately gated by the BG signal, are wired-OR'd onto the BRW bus. The GL word is therefore a composite of contributions by each LAH grader. The logic in each LAM grader can be , chosen, by the person who designs the particular system, in a way that facilitates' the identification of the L source. In other words, the LAM grader provides flexibility and adaptability in matching, the 
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